We demonstrate that starting interface plays a key role in scaling and performance of ultra-scaled ALD HfSiON/TiN stacks. In particular, the effect of SiO 2 vs. SiON as starting interface for ALD deposition of HfSiON is investigated. It is demonstrated that SiON might be a desirable interface to scale HfSiON without compromising device performance. SiON/HfSiON/TiN stacks resulted in reliable films with < 10 mV of V th shift (∆V th ) after 1000s stress.
The HfSiO (30% Si) films were annealed in NH 3 (700 o C) to introduce nitrogen in the bulk of the HfSiO structure. 100Å ALD TiN films followed by 1000Å amorphous Si was used as the gate electrode. All devices were processed using conventional CMOS flow that included 1000°C-5s activation anneal. Equivalent oxide thickness (EOT) was extracted from measured C-V curves using the NCSU CVC model. Channel mobility, Id-Vg and Id-Vd were measured on 10×1 µm MOSFETs with channel doping of ~2×10 17 B/cm 3 . Mobilities were extracted using mob2d.
Results And Discussion
Fig.
(1) shows cross-sectional HRTEM results for the thinnest (18Å) and thickest (24Å) HfSiON films studied in this work. This thickness range corresponds to 25 and 40 ALD cycles. No evidence of film crystallization or film discontinuity is observed in the HRTEM. The interfacial SiO 2 -like layers seems to be independent of surface treatment and HfSiON thickness. However, as we will show below, the starting interface has a direct impact in the resulting EOT. Fig. (2) shows the C-V characteristics for the HfSiON/TiN transistor gate stack. Excellent C-V characteristics were observed for both surface treatments (broken line corresponds to ~18Å control SiO 2 ). The arrow in each figure represents the decrease in HfSiON physical thickness, which also results in effective EOT decrease. The flat band voltage (V fb ) for the thinnest and the thickest HfSiON ranged from -480 to -510 mV and -500 to530mV for SiO 2 and SiON interfaces, respectively. The V fb shift to more negative values with increased HfSiON thickness indicates net positive charge in the high-k dielectric. The negative shift for SiON interface compared with SiO 2 interface can be attributed to the slightly higher nitrogen in the SiON/Si interface. Independently of the HfSiO thickness, N it values evaluated using charge pumping methods showed values of ~1.5E10 cm -2 for SiO 2 interface and ~ 1.9E10 for SiON interface. The slightly increased N it for SiON is due to slightly more nitrogen at the interface.
As HfSiON is scaled, gate leakage current (J g ) reduction relative to SiO 2 /polySi must be maintained.
vii Fig. (3) shows that the SiON interface has slightly higher gate leakage current than the SiO 2 interface. This is consistent with the reduced barrier height for SiON vs. SiO 2 interface.
vii The inset in Fig. (3) Electron mobility vs. effective field for both interfaces is shown in Fig. (5) . Although the SiON interface enables EOT scaling, a small reduction in peak mobility occurs simultaneously. Fig (6 ) further demonstrates the impact of EOT scaling on peak and high field (1 MV/cm) electron mobility. The slightly larger dependence of peak mobility vs. high field mobility with EOT scaling can be attributed to additional nitrogen at the interface resulting from the NH 3 anneal.
vii For comparison, HfO 2 films deposited in SiO 2 and SiON are also shown. Reduced mobility for HfO 2 compared with HfSiON is due to soft optical phonons from HfO 2 .
ii Peak and high field mobility follow a different trend line; this suggests a different degradation mechanism for peak mobility vs. high field mobility. In order to further investigate this, Fourier Transform Infrared Spectroscopy (FTIR) studies were performed. Fig. ( Charge trapping in high-k has also been identified as an important reliability issue.
ix Pulsed Id-Vg (Fig. (9) ] show negligible ∆V th between the up trace and the down trace, indicating minimal transient charge trapping for both interfaces. Minimal stress-induced leakage current is observed in the films during a 22 MV/cm stress [ Fig. (11) ]. The slight increase in Jg at low voltages may be due to charge trapping resulting from the stress.
x PBTI measurements for the thinnest films at constant voltage stress (electric field = 22 MV/cm) show less than 15 mV V th shift after 1,000 s. stress at room temperature.
Conclusions
We have shown that to scale ALD HfSiON a nitrogen-containing interface might be desirable. SiON interface allows to further scale EOT without compromising device performance and reliability. The SiON/HfSiON EOT improvement is attributed to the slightly higher k of the SiON interfacial layer. It is also shown that FTIR can be a useful technique to evaluate nitrogen incorporation and oxide quality in alternate Hf-based gate dielectrics. Figure 5 . Electric field vs. mobility for the thickest and thinnest EOT's for both interfaces. SiON degrades peak mobility degradation; however, no noticeable difference at high fields is observed Figure 6 . EOT vs. peak (top) and high field (bottom) mobility measured at 1 MV/cm. Mobility degradation is higher for peak mobilities (Note the difference in slope). 
